Abstract: This paper presents a low-power clock generator based on digital delay locked loop (DLL) for high-speed and high-resolution analog-to-digital converters (ADCs). A novel structure for the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback